Fault Location Algorithm for HVDC Transmission Based on Synchronized Fault Time
Penulis/Author
Kristianto Adi Widiatmoko (1); Prof. Dr. Eng. Ir. F. Danang Wijaya, S.T., M.T., IPM. (2); Prof. Ir. Tumiran, M.Eng., Ph.D. (3)
Tanggal/Date
2019
Kata Kunci/Keyword
Abstrak/Abstract
"To determine the fault location of the dc line fault in an HVDC transmission system, a new algorithm based on the traveling wave method and learning based method is proposed in this paper. The relationship between the traveling wave time of arrival differences with fault location is presented. The differences in traveling wave time of arrival measured at both ends of transmission line combined with associated fault locations form a fault pattern which is used to perform a simple calculation in order to determine the disturbance location. The fault current for different fault locations is simulated using the electromagnetic transient simulation software EMTDC/PSCAD. Performance of the proposed fault location algorithm is investigated using various fault location and resistance. The impact of data sampling rate also being investigated here. The simulation result shows that the proposed algorithm can reduce the sampling frequency and the number of train feature with the same accuracy.
"
Rumpun Ilmu
Teknik Elektro
Bahasa Asli/Original Language
English
Level
Internasional
Status
Dokumen Karya
No
Judul
Tipe Dokumen
Aksi
1
Fault Location Algorithm for HVDC Transmission Based on Synchronized Fault Time.pdf
